Radio Frequency Identification (RFID) is an automated identification technology that uses tags to transmit data upon RFID reader queries. Compared to barcodes identification technology, RFID tags provide a unique identifier, which raises concerns over user privacy, such as clandestine tracking and inventorying [1] . In its original version, a RFID tag responds to a reader query with its fixed unique serial number. This fixed unique serial number enables tracking of tags and the bearers, possibly without the bearers' knowledge or consent. In addition to the unique serial number, some tags carry information about the objects they are attached to. Thus, a retail store or a person owning such tags might be under threat of clandestine inventorying. Enormous research effort has been paid in attempt to solve the problem of consumer privacy and industrial espionage in the RFID world. However, most methods demand heavy or frequent cryptographic operations on RFID tags, which contradict the low cost demand of RFID tags ($0.05-0.10). Typically, a low-cost tag should only store hundreds of bits and have 5K-10K logic gates, only a fraction of the gates can be devoted to security tasks. The trade-off between cryptographic operations and low-cost has become a significant challenge in designing RFID tags, and this challenge has impeded RFID being the replacement of barcode technology for cost sensitive item-level applications, such as in supply chains, libraries and rental shops. To solve this problem, a new RFID structure is proposed. Except the fixed unique serial number, tags carry only the IDs in disguise to avoid eavesdropping and clandestine tracking. The database, on the other hand, is responsible for protecting the information security, integrity and non-repudiation. This chapter discusses and presents the implementation of this passive ultra high frequency (UHF) RFID system, based on EPC Class 1 Generation 2 UHF RFID (abbreviate as Gen 2) protocols [1-2].
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Forward link (from reader to tag)
A continuous RF wave is transmitted from the reader to the tag through the forward link. The data is sent from the reader to the tag as short gaps in this continuous wave in amplitude shift key (ASK) modulation with Pulse Interval Encoding (PIE). Figure 1 shows the Gen 2 protocol PIE encoding, where the duration of data '0' is T0, the duration of data '1' is between 1.5 T0 and 2 T0, the value of Pulse Width (PW) is from 0.265T0 to 0.525T0. The value of T0 is between 6.25μs and 25μs. So the data rate of forward link is between 26.7Kbps and 128Kbps. Figure 2 demonstrates the transmission example of amplitude shift key (ASK) modulation with Pulse Interval Encoding (PIE). 
Reverse link (from tag to reader)
The reverse link in a RFID system is done using backscattering scheme. The modulation of the chip impedance can be done using either ASK or PSK. In ASK modulation, the chip impedance is varied between perfect match and complete mismatch. In PSK modulation, the real part of the chip impedance is kept in match with the antenna, while the imaginary part is varied between two capacitive and inductive values. In Gen 2 protocol, Tags encode the backscattered data as either FM0 or Miller modulation. FM0 inverts the phase at every symbol boundary; a data '0' has an additional mid-symbol phase inversion, as shown in Figure 3 . Miller encoding inverts its phase between two data '0's, a data '1' has an additional midsymbol phase inversion. The Miller subcarrier waveform is the baseband waveform multiplied by a square-wave at M times the symbol rate, and the value of M can be 2, 4 or 8 (selected by the reader). Figure 4 demonstrates Miller encoding when M is 2, 4 and 8 respectively [3] . Figure 5 illustrate the reverse link transmission of ASK and PSK modulation in Miller encoding. 
Tag implementation
In the following section, the implementation of a passive UHF RFID tag is discusses. Figure  6 shows a block diagram of RFID tag using backscatter modulation. The tag consists of tag antenna and tag chip. The tag chip contains a RF-analog front end, a digital control block, and a non-volatile memory. 
RF-analog front end
The RF-analog front end includes a voltage rectifier, a demodulator, a clock generator, and a modulator [4] , as shown in Figure 7 . 
A. Rectifier
The rectifier has to supply the needed DC voltage with maximum efficiency possible. Figure  8 shows a multiple-stage rectifier that consists of diodes and capacitors [5] . All transistors and capacitors are set to be equal. The two input terminals V in and Gnd are connected directly or via an impedance matching network to the UHF antenna (not shown), and is arbitrarily assigned as the ground node to the rectifier. The load capacitor C L is large to store enough charge to complete signal processing tasks and to reduce the output ripple voltage. The output V out is the input of clock generator. B. Demodulator Figure 9 shows the circuit schematic of ASK demodulator for forward link communication [6] . The ASK demodulator uses envelope detection and comparison with the average of the input voltage to recover baseband data. The envelope is transferred through a low pass filter to get its average value, and two values are then compared using a comparator. To deal with the voltage ripple from the envelope detector, the comparator needs hysteresis. The envelope detector uses 2-stage voltage multiplier to detect the envelope of the input RF signal. M3, which acts as a resistor, and the capacitor C make the low pass filter. The width and length of M3 determine the resistance. The input of the demodulator RF in is the same as the difference of V in and Gnd (RF in = V in -Gnd) shown in Figure 8 , connected directly or via an impedance matching network to the UHF antenna. The output of the demodulator V out is the input of later digital control block, and is the same as R x shown in Figure 6 . 
C. Modulator
The PSK backscatter modulation is for reverse link communication. The circuit diagram is shown in Figure 10 [7] . Transistor M 1 is a MOS varactor that operates in inversion or in cutoff, depending on the input signal, causing the variation of the capacitance seen at the output of the modulator. Transistor M 2 , instead, does not affect the output capacitance, since it has a small width with respect to M 1 , but determines the resistance at the output of the modulator, which is, essentially, its drain-source resistance. As a consequence, the channel length of M 2 has to be large enough so that the output resistance of the modulator is much larger than the antenna resistance. Such choice ensures that only a negligible fraction of the power at the antenna goes to the modulator, as required for the correct operation of the transponder. C OUT is the capacitance seen at the output of the modulator and is due to the interconnections, the antenna and the input capacitance of the other stages which the 6 modulator is connected to. The capacitance C IN has to be larger than the gate-source and gate-drain capacitance of M 1 , in order not to degrade the variation of the output capacitance of the modulator. Once the value of C IN is chosen, the two transistors M 3 and M 4 of the inverter have to be dimensioned to fix the switching time of the varactor so that the channel bandwidth occupation of the backscattered signal complies with the requirements. The input V in is from digital control block, the same as T x as shown in Figure 6 . D. Clock generator The clock generator circuit is based on RC relaxation oscillator [14] . The principle of operation of the circuit is shown in Figure 11 . The capacitor C osc charges when the output is low and discharges when the output is high. 
Digital control block
The security of proposed secure low-cost RFID system depends largely on the digital control block of the RFID tags, which acts as an identification tag, carrying only the unique serial number and an ID number. The tag requires no secret key or PIN shared between tags and readers for authentication, thus eliminate the need of onerous work on key distribution and management. The protocol is shown in Figure 12 , the reader sends a random number "k" to tag i at quering. Then tag i generates a random number r and hashes it with random number k and the tag ID number "T IDi "and P x --(r, h(k//r//T IDi ), h(k//r//P x )), where // stands for 7 concatenation. The reader receives it and passes to the back-end database with the random number k --(k, r, h(k//r//T IDi ), h(k//r//P x )). The database then computes the hash using k, r, T IDi and P x . The calculated hash is compared to the received hash. When there is a match, the correct identification is confirmed. Then the database retrieves the information of the confirmed tag T IDi . This protocol effectively prevents man-in-the-middle attacks by having reader sends a random number first, which a rouge reader can not mimic without notice by a legitimate reader in the later communication.
The proposed tag has the following features. 1) The tag is passive. 2) The RFID system provides semi-duplex communication mode between the reader and the tag.
3) The RFID system adopts "ALOHA" anti-collision mechanism [8] . 4) The tag sends and receives signals in serial. The order of signal receiving, handling and sending in tag digital control block is: decode received packet → checkout cyclic redundancy check (CRC) → handle command (generate random number, hash information, run anti-collision mechanism, read/write non-volatile memory) → add CRC → encode and send packet. The hardware implementation of the proposed RFID tag is straightforward, consisting of a RF/analog front-end, a digital control block and a non-volatile memory. The architecture of the tag is demonstrated in Figure 13 . The digital control block is the major and most important part of the chip, since it needs to implement anti-collision algorithm and authorization scheme, including a PIE (pulse interval encoding) down-link decoder, a uplink FM0 encoder, a slot-counter for ALOHA-based anti-collision, a random-number generator (RNG) for slot-counter and hashing, a command handler as the central controller, and an Hash block [9] [10] . 
Reader implementation
An UHF RFID reader's structure is shown as Figure 14 [12] . From the function modules, UHF RFID reader consists of RF module and base-band module. It also consists of control part, transmission part and inception part. The transmission part and inception part can be known as RF module. The reader also includes I/O interface module and application program. 
Transmission part
Working flow of transmission part is shown as following: 1. The ARM Micro-controller receives operation commands from the computer, starts up application program and sends corresponding operation commands to the CPLD circuit. 2. The CPLD circuit forms base band signals to send to the plastic circuit and the limitation circuit to deal according to operation commands from the ARM Microcontroller. Then it sends the dealt signal to the mixer. 3. The mixer mixes the base band signal from the CPLD circuit and the LO signal and does ASK modulation. 4. The modulated signal is filtered by the filter, is amplified by the power amplifier, is amplified by the antenna amplifier and forms the final transmission signal. 5. The circulator sends the power signal from the antenna amplifier to the tag. In that the frequency control of the LO signal created by the frequency synthesizer, setting the modulation depth, gain control of the power amplifier are made by ARM microcontroller according to communication protocols and system's working conditions.
Inception part
Working flow of inception part is shown as following: 1. After receiving the signal from the reader, the tag gets some energy and is activated.
The tag starts up to perform the reader's command and sends the returned response information to the antenna of the reader in the way of the backscatter modulation. 2. After the antenna receives the signal, the circulator sends the signal returned from the tag to 90°phase-excursion power divider to split the signal into two orthogonal ways. These two signals are sent to two ways same demodulation circuits to deal. Two ways signals mixes with two orthogonal LO signals respectively. Mixed signals are amplified by the amplifiers, filtered by the filters and amplified again and sent to the multipliers to deal. The multiplier makes the sent signal squared to make pulse signals from the negative polarity into the positive polarity. 3. The signals dealt by the two demodulation circuits are amplified again after they add together. Then they are sent to the voltage comparator after passing the capacitor coupling. 4. The voltage comparator compares the voltage of the complete amplified modulated signal with the set norm voltage, forms base band signal returned from the tag, coordinates the signal and sends the signal to the CPLD circuit. 5. The CPLD circuit decodes the received base-band signal, does CRC check, forms the information about the tag ID and sends the information the ARM micro-controller. 6. The ARM micro-controller deals the received information about the tag ID. In these circuits, in order to ensure the accuracy of the demodulation circuit, use the amplifier to create the exactly 2.5 V virtual ground voltages as the middle voltage of the circuits such as the amplifier and the multiplier to use to ensure the stability of the inception circuit.
Main-control part
The main control of the system governs system parts to work in phase and realizes anticollision control function. Its structure is shown as Figure 15 . The control part of UHF RFID reader mainly realizes following functions: (1) communication with application software of the computer and execute the commands from the application system software; (2) complete quick real-time communication with tags; (3) the coding and the decoding of signals;(4) in some complex system, control part also executes anti-collision arithmetic; (5) encrypt and decrypt the transmitted data between tags and the reader, do ID validation between tags and the reader. Data exchange between control part and application software is done mainly by the communication interface of the reader. The interface can adopt RS-232 or RS-485. It also can adopt RJ45 or WLAN interface. Fig. 15 . Principle diagram of the main control part [12] 
Single-chip reader implementation
To meet the demands of longer battery life and lower cost of mobile communication devices, the low-cost, low-power, single-chip reader draws great attention and thus the CMOS technology is believed to be the most promising candidate toward the system-on-a-chip (SoC), which integrates all the functions of a RF transceiver, data converters, a digital baseband modem, an MPU, memory, and host interfaces [13] . Figure 16 illustrates the block diagram of the single-chip RFID reader. Baseband modulator and demodulator are implemented in hardware logic. Most of the other digital functionalities are implemented in software to support multi-protocols and flexibility. Fig. 16 . Block diagram of the single-chip mobile RFID reader. Figure 17 illustrates the receiver architecture of the RF transceiver. Among the various receiver architectures, the direct conversion receiver is adopted due to the backscattering communication solution. In the direct conversion receiver architecture, the transmitter carrier leakage to the receiver input is directly down-converted to DC. It can be removed by the DC offset cancellation (DCOC) feedback loop. However, the large transmitter carrier leakage leads to the saturation of the receiver RF front-end block. Hence, the low-noise amplifier (LNA) is bypassed in the backscatter detection mode for high P1dB characteristics to cope with very large transmitter carrier leakage.
Fig. 17. Receiver architecture
The transmitter is implemented in the direct up-conversion architecture as illustrated in Figure 18 . Baseband signals are transmitted to digital-to-analog converters (DACs) followed by the low-pass filters. Two identical mixers up-convert the baseband quadrature signals directly to the 900 MHz band, which is combined by current summing at the output. The transmitter supports both the SSB and the DSB modulation for the reader-to-tag communications and sends an unmodulated carrier for the tag-to-reader communications.
In the DSB-ASK transmission, baseband signal is tied zero. In the SSB-ASK transmission, baseband signal is generated by the Hilbert transformer from the baseband signal. For generating 900 MHz LO signals with 200 and 500 kHz channel spacing, a frequency synthesizer based on a fractional-N phase-locked loop (PLL) derived from a 19.2 MHz crystal is implemented. A 1.8 GHz LO signal is generated by an integrated voltagecontrolled oscillator (VCO) in the PLL and then the 900 MHz differential LO signals are obtained by a divide-by-two circuit. 
Reference
